"Designing digital modules for high-speed read-out in cryogenic TPC detectors"

Aseem Gupta, SLAC, Instrument Division, Stanford University

Event Organized By:

Circuits and Systems Society (CASS) of the IEEE Santa Clara Valley Section

PROGRAM:

6:55 - 7:00 PM Intro 7:00 - 7:50 PM Lecture7:50 - 8:00 PM Q&A/Adjourn

Abstract:

This work presents the implementation of the digital read-out architecture of a System-On-Chip (SoC) ASIC optimized for Time Projection Chamber (TPC) detectors used in neutrino science. The CRYO ASIC works at cryogenic temperatures and performs signal pre-amplification, waveform digitization and channel multiplexing with minimum number of I/Os. The digital back end is optimized to work with cryogenic liquids (LXe, 160K and LAr, 87K) providing data throughput up to 1 Gbps and can be programmed to maintain signal integrity up to 25m cable length. Implemented in 130nm CMOS process, the back-end architecture consists of a digital multiplexer, a custom 12b/14b encoder, a data serializer, and LVDS (Low-Voltage Differential Signaling) drivers with pre-emphasis enhancing techniques. The simulated output jitter of transmitter is 29.3ps, peak-to-peak (0.15UI) driving a 25m cable at 1Gbps data rate.

Bio:

Aseem Gupta received his M.S degree in Electrical and Computer Engineering from Stony Brook University (SUNY), New York in 2015. He is currently a Staff Electronic Engineer at Stanford Linear Accelerator Center (SLAC) Laboratory, Instrumentation Division, Stanford University. He was also a Staff Research Associate at Brookhaven National Laboratory, NY from 2015-2017, where he worked on development of read-out logic for triggering the digital L0 buffer for ATLAS (A toroidal Large Hadron Collider Apparatus) experiment at CERN, Geneva. He is currently focused on development of a waveform digitizer ASIC operating at cryogenic temperatures for neutrino detection in Time Projection Chamber (TPC) experiments such as Deep Underground Neutrino Experiment (DUNE- 87K) and next Enriched Xenon Observatory (nEXO- 113K). His research interests are in high-speed LVDS driver, cable measurements, integrated circuits, and design of back-end architecture with Digital-on-Top methodology in mostly analog ASICs. He has authored/co-authored in various conference publications. He is an active IEEE member.

Zoom Broadcast:

Amit Jha is inviting you to a scheduled Zoom meeting.

Topic: Amit Jha's Zoom Meeting

Time: May 27, 2021 07:00 PM Pacific Time (US and Canada)

Join Zoom Meeting

https://us02web.zoom.us/j/89912834102?pwd=WnV2a0dkWk5QMWtQZWxvQzlYMHZ3UT09

Meeting ID: 899 1283 4102

Passcode: 526734

One tap mobile

+16699006833,,89912834102#,,,,*526734# US (San Jose)

+12532158782,,89912834102#,,,,*526734# US (Tacoma)

Dial by your location

+1 669 900 6833 US (San Jose)

+1 253 215 8782 US (Tacoma)

+1 346 248 7799 US (Houston)

+1 312 626 6799 US (Chicago)

+1 929 436 2866 US (New York)

+1 301 715 8592 US (Washington DC)

Meeting ID: 899 1283 4102

Passcode: 526734

Find your local number: https://us02web.zoom.us/u/kbNy4FSvy1

Admission Fee:

All admissions free. Suggested donations:

Non-IEEE:  $5, Students (non-IEEE): $3, IEEE Members (not members of CASS or SSCS): $3