Skip Main Navigation
Page Content

Save This Event

Event Saved

Data Center Subsystem Design Using FPGAs

IEEE Computer Society of Silicon Valley

Tuesday, April 5, 2016 at 6:30 PM (PDT)

Data Center Subsystem Design Using FPGAs

Ticket Information

Type End Quantity
Live Webcast - sends URL   more info Ended Free  
On-Demand Webcast - sends URL
This ticket goes live at 8:30 PM. After registration you will be able to view the webcast (Microsoft SILVERLIGHT required). URL to WEBCAST sent in the confirmation.
Dec 31, 2017 Free  

Share Data Center Subsystem Design Using FPGAs

Event Details

of Silicon Valley Presents:

Data Center Subsystem Design Using FPGAs

David McIntyre

 

     Date: Tuesday, April 5th, 2016

     Speakers: David McIntyre

     Time: 6:30 PM (PT) Networking/Refreshments,
                7:00 PM Presentation.

     Location: Cadence / Bldg 10,
                        2655 Seely Ave, San Jose, CA (map)

 

Abstract

This presentation will provide an introduction to some of the latest trends and challenges in compute, storage and networking applications and will address design considerations using programmable FPGA technology when developing supporting solutions.  Hyper-convergence between these three domains requires tight coupling of hardware resources at the functional and logical levels.  The integrity of the components within each subsystem, e.g. evolving memory types can be properly managed through programmable technology.  Applications will be shared to illustrate the performance advantages when using FPGA technology.


 

Speaker Bio

David McIntyre has twenty years experience in high performance compute, storage and networking applications for data centers.  His consulting company develops successful go-to-market product strategies for clients from startup through established corporations.  He has held management positions at IBM, Fairchild and Altera (now Intel).

 

Note : The doors close at 7:30 PM 


 

Twitter:             twitter.com/IEEEComputerSoc
Facebook:       www.facebook.com/group.php?gid=323745186971
LinkedIn:          www.linkedin.com/groups?gid=2606895
Web site:          http://computer.ieeesiliconvalley.org
Subscribe to email news:     http://listserv.ieee.org/cgi-bin/wa?SUBED1=cs-chap-scv&A=1

Have questions about Data Center Subsystem Design Using FPGAs? Contact IEEE Computer Society of Silicon Valley

Save This Event

Event Saved

When & Where


Cadence Design Systems, Bldg 10
Montague Expy & Trimble Road
San Jose, CA 95134

Tuesday, April 5, 2016 at 6:30 PM (PDT)


  Add to my calendar
Data Center Subsystem Design Using FPGAs
Things to do in San Jose, CA Seminar Science & Tech

Interested in hosting your own event?

Join millions of people on Eventbrite.

Please log in or sign up

In order to purchase these tickets in installments, you'll need an Eventbrite account. Log in or sign up for a free account to continue.