IEEE Computer Society Chapter of Silicon Valley Monthly Technical Meeting

Creating System-On-Chips: Mixing HW & SW Successfully

IEEE Computer Society of Silicon Valley

Tuesday, March 13, 2012 at 6:30 PM - Wednesday, December 31, 2014 at 9:00 PM (PDT)

San Jose, CA

Ticket Information

Type End     Quantity
On-Demand Webcast
This ticket goes live immediately following the event. After registration you will receive the link to the webcast. (Microsoft SILVERLIGHT required)
Dec 31, 2014 Free  
SHARE THIS EVENT

Event Details


of Silicon Valley Presents:

Creating System-On-Chips:

Mixing HW & SW Successfully

 

 

Speaker:    Stuart Swan, Senior Architect Systems Solutions Group, Cadence

Location:   Cadence / Bldg 10, 2655 Seely Ave, San Jose, CA (Building 10 map)

When:         Mar. 13:  6:30 pm Networking with food and beverage
                                     7:00 pm Presentation

Registration:     Free – but Please Register      [ $2 donation helps cover food ]
                                                                                    [ Please bring your PDF ticket ]

Webcast: To access the live webcast, use the webcast ticket above, and...
    • Live webcast 'ticket' goes active at 6:30 PM, broadcasting begins at 7:00 PM
    • A link to the webcast will be provided in the registration confirmation page.
    • Microsoft's Silverlight is required to view this. To install it click here.
 

Abstract:

The scale and complexity of chip design has exploded in the last twenty years. Starting with a brief review of the hardware design and verification techniques used over the last two decades, this presentation will explore how chips have evolved into System on Chips (SoCs), and will explore the emergence of new design and verification techniques to tackle the complexity of today’s SoCs, which frequently include multiple processors, embedded software, and complex communication protocols. We will then explore some new design and verification techniques for SoCs that are likely to become prevalent in the near future.

 

Bio:

Stuart Swan is a Senior Architect in the Systems Solutions Group at Cadence Design Systems, and has over twenty years of experience in the EDA industry. Mr. Swan helped create a number of new EDA tools at Cadence and has worked directly with SoC designers at large customers around the world to help them adopt new tools and methodologies. In the area of SoC modeling standards, he helped lead development of System-C and authored a book, served in the OSCI/Accellera board of directors, and was technical working group chairman for the IEEE SystemC LRM development. He has also been active in the development and standardization of the SystemVerilog OVM and UVM verification methodologies. Stuart graduated from Stanford University with a BSEE with honors.

 


Follow us on Twitter:             twitter.com/IEEEComputerSoc
See us on Facebook:             www.facebook.com/group.php?gid=323745186971
LinkedIn Group:                       www.linkedin.com/groups?gid=2606895
Our web site:                            http://sites.ieee.org/scv-cs
Subscribe to email news:     http://listserv.ieee.org/cgi-bin/wa?SUBED1=cs-chap-scv&A=1


Thanks to those sponsoring part of our pizza this meeting:


Altera


TBD – Recruiters like sponsoring us…
TBD – Your company here…
TBD – Providing services…

When & Where


Cadence Design Systems, Bldg 10
Montague Expy & Trimble Road
San Jose, CA 95134

Tuesday, March 13, 2012 at 6:30 PM - Wednesday, December 31, 2014 at 9:00 PM (PDT)


  Add to my calendar

Please log in or sign up

In order to purchase these tickets in installments, you'll need an Eventbrite account. Log in or sign up for a free account to continue.