This is one the best IC Layout training programs in the industry. It is part 1 of a 2 course series that covers semiconductor process technologies from 23nm CMOS to 0.35um BCD and explores Analog, Mixed-Signal and RF layout skills. Instructors are seasoned engineers with deep understanding of physical design, class assignments and practice examples are realistic and are taken from actual design projects. Duration of this training program is 12 weeks.
Silicon Valley Polytechnic Institute
Silicon Valley Polytechnic Institute (SVPTI), dba California Polytechnic Institute (CalPT) is a leading provider of certificate training programs for organizations and working professionals seeking to enhance their skills, employment, and fulfilling their careers in the industry.